CLAIMS

Having thus described our invention in detail, what we claim as new and desire to secure by the Letters Patent is:

1 1. A recessed channel CMOS device comprising:

2

- 3 an SOI layer having a recessed channel region and adjoining extension implant regions;
- 4 and

5

- 6 at least one gate region present atop said SOI layer, wherein said adjoining extension
- 7 implant regions have an abrupt lateral profile and are located beneath said gate region.
- 2. The recessed channel CMOS of Claim 1 wherein said SOI layer is part of an SOI
- 2 structure.
- 1 3. The recessed channel CMOS of Claim 1 wherein said recessed channel region has a
- 2 thickness of from about 5 to about 20 nm.
- 1 4. The recessed channel CMOS of Claim 1 wherein said SOI layer further comprises
- 2 source/drain regions.
- 1 5. The recessed channel CMOS of Claim 1 wherein said gate region comprises a gate
- 2 dielectric and a gate conductor.
- 1 6. The recessed channel CMOS of Claim 5 wherein said gate dielectric comprises SiO₂,
- 2 Si₃N₄, SiON, TiO₂, Al₂O₃, ZrO₂, Ta₂O₅, La₂O₅ or any combination thereof.
- 1 7. The recessed channel CMOS of Claim 5 wherein said gate conductor comprises
- 2 polysilicon, an elemental conductive metal, an alloy that includes at least an elemental

- 3 conductive metal, a silicide of an elemental conductive metal, a nitride of an elemental
- 4 conductive metal or any combination thereof.
- 1 8. The recessed channel CMOS of Claim 1 further comprising halo implant regions that
- 2 have an abrupt lateral profile which are located beneath said gate region.
- 1 9. The recessed channel CMOS of Claim 1 further comprising permanent spacers
- 2 present on exposed sidewalls of said gate region.
- 1 10. A method of fabricating a recessed channel CMOS device comprising the step of:
- 3 providing a patterned oxide layer over an SOI layer, said patterned oxide layer exposing
- 4 a portion of said SOI layer;

2

5

7

9

13

15

18

- 6 thinning the exposed portion of the SOI layer to form a recessed channel region;
- 8 forming a gate dielectric on said recessed channel region;
- 10 forming sacrificial nitride spacers on portions of said gate dielectric so as to protect
- exposed walls of said SOI layer and said oxide layer and forming a gate conductor on
- 12 other portions of the gate dielectric not containing said sacrificial nitride spacers;
- 14 recessing the oxide layer exposing SOI layer abutting the recessed channel region;
- forming source/drain diffusion regions in said exposed SOI layer abutting the recessed channel region; and
- 19 removing the sacrificial nitride spacers and forming extension implant regions in said
- 20 SOI layer such that said extension implant regions have an abrupt lateral profile and are
- 21 located beneath the gate conductor.

- 1 11. The method of Claim 10 wherein said thinning is carried out by chemical
- 2 downstream etching, reactive-ion etching, or thermal oxidation and etching.
- 1 12. The method of Claim 10 wherein said thinning is carried out by thermal oxidation
- 2 and a chemical oxide removal (COR) process.
- 1 13. The method of Claim 12 wherein said COR process is carried out at relatively low
- 2 pressures of 6 millitorr or less and in a vapor of HF and NH₃.
- 1 14. The method of Claim 10 wherein said source/drain diffusion regions are formed by
- 2 ion implantation and annealing.
- 1 15. The method of Claim 10 wherein said source/drain extension and halo implant
- 2 regions are formed by angled implantation and annealing.
- 1 16. The method of Claim 10 further comprising forming permanent spacers on exposed
- 2 sidewalls of said gate conductor and said gate dielectric.
- 1 17. The method of Claim 10 wherein said gate conductor is a polysilicon gate
- 2 conductor that is formed by deposition and ion implantation.
- 1 18. The method of Claim 10 further comprising forming trench isolation regions in said
- 2 SOI layer.

1

- 1 19. The method of Claim 10 further comprising forming halo implant regions after
- 2 forming said extension implant regions, said halo implant regions having an abrupt
- 3 lateral profile which are located beneath said gate conductor.
- 1 20. The method of Claim 19 wherein said halo implant regions are formed by angled
- 2 implantation and annealing.